[1]
“Design of Instruction Fetch Unit and ALU for Pipelined RISC Processor”, int. jour. eng. com. sci, vol. 5, no. 2, Feb. 2016, Accessed: Dec. 05, 2025. [Online]. Available: http://www.ijecs.in/index.php/ijecs/article/view/454