Implementation of CMOS circuits In Logic optimization using logical effort technique. (2013). International Journal of Engineering and Computer Science, 2(11). http://www.ijecs.in/index.php/ijecs/article/view/2130