DESIGN A MODULE OF 256 × 16 NON-VOLATILE RAM FOR VECTORIZATION WITH CHIP AREA & WIRE LENGTH MINIMIZATION. int. jour. eng. com. sci [Internet]. 2017 Dec. 30 [cited 2025 Dec. 5];2(06). Available from: http://www.ijecs.in/index.php/ijecs/article/view/1351