[1]
“Design of 2.5 GHz Phase locked loop using 32nm CMOS technology”., int. jour. eng. com. sci, vol. 3, no. 06, Dec. 2017, Accessed: Dec. 05, 2025. [Online]. Available: http://www.ijecs.in/index.php/ijecs/article/view/612