[1]
“Design of Low Power Variable Latency adder and Its Implementation in Decimation Filter”, int. jour. eng. com. sci, vol. 2, no. 04, Apr. 2013, Accessed: Dec. 05, 2025. [Online]. Available: http://www.ijecs.in/index.php/ijecs/article/view/514