FPGA Implementation of Double Precision Floating Point Arithmetic Unit. int. jour. eng. com. sci 2015, 4 (09).