Optimization Of Cmos Circuits By Using Quaternary Logic LUT. int. jour. eng. com. sci 2018, 4 (07).