2017. DESIGN A MODULE OF 256 × 16 NON-VOLATILE RAM FOR VECTORIZATION WITH CHIP AREA & WIRE LENGTH MINIMIZATION. International Journal of Engineering and Computer Science. 2, 06 (Dec. 2017).